Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures
Identifieur interne : 002F96 ( Main/Exploration ); précédent : 002F95; suivant : 002F97Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures
Auteurs : Shobana Padmanabhan [États-Unis] ; Phillip Jones [États-Unis] ; David V. Schuehler [États-Unis] ; Scott J. Friedman [États-Unis] ; Praveen Krishnamurthy [États-Unis] ; Huakai Zhang [États-Unis] ; Roger Chamberlain [États-Unis] ; Ron K. Cytron [États-Unis] ; Jason Fritts [États-Unis] ; John W. Lockwood [États-Unis]Source :
- International Journal of Parallel Programming [ 0885-7458 ] ; 2005-06-01.
English descriptors
Abstract
Abstract: Applications for constrained embedded systems require careful attention to the match between the application and the support offered by an architecture, at the ISA and microarchitecture levels. Generic processors, such as ARM and Power PC, are inexpensive, but with respect to a given application, they often overprovision in areas that are unimportant for the application’s performance. Moreover, while application-specific, customized logic could dramatically improve the performance of an application, that approach is typically too expensive to justify its cost for most applications. In this paper, we describe our experience using reconfigurable architectures to develop an understanding of an application’s performance and to enhance its performance with respect to customized, constrained logic. We begin with a standard ISA currently in use for embedded systems. We modify its core to measure performance characteristics, obtaining a system that provides cycle-accurate timings and presents results in the style of gprof, but with absolutely no software overhead. We then provide cache-behavior statistics that are typically unavailable in a generic processor. In contrast with simulation, our approach executes the program at full speed and delivers statistics based on the actual behavior of the cache subsystem. Finally, in response to the performance profile developed on our platform, we evaluate various uses of the FPGA-realized instruction and data caches in terms of the application’s performance.
Url:
DOI: 10.1007/s10766-005-3575-5
Affiliations:
Links toward previous steps (curation, corpus...)
- to stream Istex, to step Corpus: 000588
- to stream Istex, to step Curation: 000588
- to stream Istex, to step Checkpoint: 000B09
- to stream Main, to step Merge: 003027
- to stream Main, to step Curation: 002F96
Le document en format XML
<record><TEI wicri:istexFullTextTei="biblStruct"><teiHeader><fileDesc><titleStmt><title xml:lang="en">Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures</title>
<author><name sortKey="Padmanabhan, Shobana" sort="Padmanabhan, Shobana" uniqKey="Padmanabhan S" first="Shobana" last="Padmanabhan">Shobana Padmanabhan</name>
</author>
<author><name sortKey="Jones, Phillip" sort="Jones, Phillip" uniqKey="Jones P" first="Phillip" last="Jones">Phillip Jones</name>
</author>
<author><name sortKey="Schuehler, David V" sort="Schuehler, David V" uniqKey="Schuehler D" first="David V." last="Schuehler">David V. Schuehler</name>
</author>
<author><name sortKey="Friedman, Scott J" sort="Friedman, Scott J" uniqKey="Friedman S" first="Scott J." last="Friedman">Scott J. Friedman</name>
</author>
<author><name sortKey="Krishnamurthy, Praveen" sort="Krishnamurthy, Praveen" uniqKey="Krishnamurthy P" first="Praveen" last="Krishnamurthy">Praveen Krishnamurthy</name>
</author>
<author><name sortKey="Zhang, Huakai" sort="Zhang, Huakai" uniqKey="Zhang H" first="Huakai" last="Zhang">Huakai Zhang</name>
</author>
<author><name sortKey="Chamberlain, Roger" sort="Chamberlain, Roger" uniqKey="Chamberlain R" first="Roger" last="Chamberlain">Roger Chamberlain</name>
</author>
<author><name sortKey="Cytron, Ron K" sort="Cytron, Ron K" uniqKey="Cytron R" first="Ron K." last="Cytron">Ron K. Cytron</name>
</author>
<author><name sortKey="Fritts, Jason" sort="Fritts, Jason" uniqKey="Fritts J" first="Jason" last="Fritts">Jason Fritts</name>
</author>
<author><name sortKey="Lockwood, John W" sort="Lockwood, John W" uniqKey="Lockwood J" first="John W." last="Lockwood">John W. Lockwood</name>
</author>
</titleStmt>
<publicationStmt><idno type="wicri:source">ISTEX</idno>
<idno type="RBID">ISTEX:0DCE2665192069DF00B2D789943D8551B4AFCE64</idno>
<date when="2005" year="2005">2005</date>
<idno type="doi">10.1007/s10766-005-3575-5</idno>
<idno type="url">https://api.istex.fr/ark:/67375/VQC-ZRKPMNX5-7/fulltext.pdf</idno>
<idno type="wicri:Area/Istex/Corpus">000588</idno>
<idno type="wicri:explorRef" wicri:stream="Istex" wicri:step="Corpus" wicri:corpus="ISTEX">000588</idno>
<idno type="wicri:Area/Istex/Curation">000588</idno>
<idno type="wicri:Area/Istex/Checkpoint">000B09</idno>
<idno type="wicri:explorRef" wicri:stream="Istex" wicri:step="Checkpoint">000B09</idno>
<idno type="wicri:doubleKey">0885-7458:2005:Padmanabhan S:extracting:and:improving</idno>
<idno type="wicri:Area/Main/Merge">003027</idno>
<idno type="wicri:Area/Main/Curation">002F96</idno>
<idno type="wicri:Area/Main/Exploration">002F96</idno>
</publicationStmt>
<sourceDesc><biblStruct><analytic><title level="a" type="main" xml:lang="en">Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures</title>
<author><name sortKey="Padmanabhan, Shobana" sort="Padmanabhan, Shobana" uniqKey="Padmanabhan S" first="Shobana" last="Padmanabhan">Shobana Padmanabhan</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
<affiliation wicri:level="1"><country wicri:rule="url">États-Unis</country>
<wicri:regionArea>E-mail: cytron@acm.org</wicri:regionArea>
</affiliation>
</author>
<author><name sortKey="Jones, Phillip" sort="Jones, Phillip" uniqKey="Jones P" first="Phillip" last="Jones">Phillip Jones</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Schuehler, David V" sort="Schuehler, David V" uniqKey="Schuehler D" first="David V." last="Schuehler">David V. Schuehler</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Friedman, Scott J" sort="Friedman, Scott J" uniqKey="Friedman S" first="Scott J." last="Friedman">Scott J. Friedman</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Krishnamurthy, Praveen" sort="Krishnamurthy, Praveen" uniqKey="Krishnamurthy P" first="Praveen" last="Krishnamurthy">Praveen Krishnamurthy</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Zhang, Huakai" sort="Zhang, Huakai" uniqKey="Zhang H" first="Huakai" last="Zhang">Huakai Zhang</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Chamberlain, Roger" sort="Chamberlain, Roger" uniqKey="Chamberlain R" first="Roger" last="Chamberlain">Roger Chamberlain</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Cytron, Ron K" sort="Cytron, Ron K" uniqKey="Cytron R" first="Ron K." last="Cytron">Ron K. Cytron</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Fritts, Jason" sort="Fritts, Jason" uniqKey="Fritts J" first="Jason" last="Fritts">Jason Fritts</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
<author><name sortKey="Lockwood, John W" sort="Lockwood, John W" uniqKey="Lockwood J" first="John W." last="Lockwood">John W. Lockwood</name>
<affiliation wicri:level="1"><country xml:lang="fr">États-Unis</country>
<wicri:regionArea>Department of Computer Science and Engineering, Washington University, St. Louis, MO</wicri:regionArea>
<wicri:noRegion>MO</wicri:noRegion>
</affiliation>
</author>
</analytic>
<monogr></monogr>
<series><title level="j">International Journal of Parallel Programming</title>
<title level="j" type="abbrev">Int J Parallel Prog</title>
<idno type="ISSN">0885-7458</idno>
<idno type="eISSN">1573-7640</idno>
<imprint><publisher>Kluwer Academic Publishers-Plenum Publishers</publisher>
<pubPlace>New York</pubPlace>
<date type="published" when="2005-06-01">2005-06-01</date>
<biblScope unit="volume">33</biblScope>
<biblScope unit="issue">2-3</biblScope>
<biblScope unit="page" from="115">115</biblScope>
<biblScope unit="page" to="136">136</biblScope>
</imprint>
<idno type="ISSN">0885-7458</idno>
</series>
</biblStruct>
</sourceDesc>
<seriesStmt><idno type="ISSN">0885-7458</idno>
</seriesStmt>
</fileDesc>
<profileDesc><textClass><keywords scheme="KwdEn" xml:lang="en"><term>Reconfigurable</term>
<term>architecture</term>
<term>cycle-accurate hardware profiling</term>
<term>performance</term>
</keywords>
</textClass>
<langUsage><language ident="en">en</language>
</langUsage>
</profileDesc>
</teiHeader>
<front><div type="abstract" xml:lang="en">Abstract: Applications for constrained embedded systems require careful attention to the match between the application and the support offered by an architecture, at the ISA and microarchitecture levels. Generic processors, such as ARM and Power PC, are inexpensive, but with respect to a given application, they often overprovision in areas that are unimportant for the application’s performance. Moreover, while application-specific, customized logic could dramatically improve the performance of an application, that approach is typically too expensive to justify its cost for most applications. In this paper, we describe our experience using reconfigurable architectures to develop an understanding of an application’s performance and to enhance its performance with respect to customized, constrained logic. We begin with a standard ISA currently in use for embedded systems. We modify its core to measure performance characteristics, obtaining a system that provides cycle-accurate timings and presents results in the style of gprof, but with absolutely no software overhead. We then provide cache-behavior statistics that are typically unavailable in a generic processor. In contrast with simulation, our approach executes the program at full speed and delivers statistics based on the actual behavior of the cache subsystem. Finally, in response to the performance profile developed on our platform, we evaluate various uses of the FPGA-realized instruction and data caches in terms of the application’s performance.</div>
</front>
</TEI>
<affiliations><list><country><li>États-Unis</li>
</country>
</list>
<tree><country name="États-Unis"><noRegion><name sortKey="Padmanabhan, Shobana" sort="Padmanabhan, Shobana" uniqKey="Padmanabhan S" first="Shobana" last="Padmanabhan">Shobana Padmanabhan</name>
</noRegion>
<name sortKey="Chamberlain, Roger" sort="Chamberlain, Roger" uniqKey="Chamberlain R" first="Roger" last="Chamberlain">Roger Chamberlain</name>
<name sortKey="Cytron, Ron K" sort="Cytron, Ron K" uniqKey="Cytron R" first="Ron K." last="Cytron">Ron K. Cytron</name>
<name sortKey="Friedman, Scott J" sort="Friedman, Scott J" uniqKey="Friedman S" first="Scott J." last="Friedman">Scott J. Friedman</name>
<name sortKey="Fritts, Jason" sort="Fritts, Jason" uniqKey="Fritts J" first="Jason" last="Fritts">Jason Fritts</name>
<name sortKey="Jones, Phillip" sort="Jones, Phillip" uniqKey="Jones P" first="Phillip" last="Jones">Phillip Jones</name>
<name sortKey="Krishnamurthy, Praveen" sort="Krishnamurthy, Praveen" uniqKey="Krishnamurthy P" first="Praveen" last="Krishnamurthy">Praveen Krishnamurthy</name>
<name sortKey="Lockwood, John W" sort="Lockwood, John W" uniqKey="Lockwood J" first="John W." last="Lockwood">John W. Lockwood</name>
<name sortKey="Padmanabhan, Shobana" sort="Padmanabhan, Shobana" uniqKey="Padmanabhan S" first="Shobana" last="Padmanabhan">Shobana Padmanabhan</name>
<name sortKey="Schuehler, David V" sort="Schuehler, David V" uniqKey="Schuehler D" first="David V." last="Schuehler">David V. Schuehler</name>
<name sortKey="Zhang, Huakai" sort="Zhang, Huakai" uniqKey="Zhang H" first="Huakai" last="Zhang">Huakai Zhang</name>
</country>
</tree>
</affiliations>
</record>
Pour manipuler ce document sous Unix (Dilib)
EXPLOR_STEP=$WICRI_ROOT/Sante/explor/MersV1/Data/Main/Exploration
HfdSelect -h $EXPLOR_STEP/biblio.hfd -nk 002F96 | SxmlIndent | more
Ou
HfdSelect -h $EXPLOR_AREA/Data/Main/Exploration/biblio.hfd -nk 002F96 | SxmlIndent | more
Pour mettre un lien sur cette page dans le réseau Wicri
{{Explor lien |wiki= Sante |area= MersV1 |flux= Main |étape= Exploration |type= RBID |clé= ISTEX:0DCE2665192069DF00B2D789943D8551B4AFCE64 |texte= Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures }}
This area was generated with Dilib version V0.6.33. |